Asynchronous Domino Logic Pipeline Based ECRL
نویسندگان
چکیده
This project presents a high-throughput and ultralowpower asynchronous domino logic pipeline design method, targeting to latch-free and extremely fine-grain or gate-level design. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail domino gates are limited to construct a stable critical data path. Based on this critical data path, the handshake circuits are greatly simplified, which offers the pipeline high throughput as well as low power consumption. Moreover, the stable critical data path enables the adoption of single-rail domino gates in the noncritical data paths. This further saves a lot of power by reducing the overhead of logic circuits. An 8 × 8 array style multiplier is used for evaluating the proposed pipeline method. Compared with a hybrid – rail asynchronous domino logic pipeline, the proposed ECRL pipeline consumes less power and also reduces no of transistor used. Keywords— Asynchronous pipeline, critical data path, Dualrail domino gate, single-rail domino gate, ECRL.
منابع مشابه
A Low Power Based Asynchronous Circuit Design Using Power Gated Logic
The implementation of a low power logic based asynchronous circuit with the help of power gated logic. In asynchronous power gated logic (APL) circuit, each pipeline stage was incorporated with efficient charge recovery logic (ECRL) gate; handshake controller and partial charge reuse (PCR) mechanism. The main objective was, to provide a new lower power solutions using power gating (PG) for very...
متن کاملAn Optimized Fine Grain Domino Asynchronous Pipeline Design for Low Power
A novel design method of asynchronous domino logic pipeline, which focuses on improving the circuit efficiency and making asynchronous domino logic pipeline design more practical for a wide range of applications. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail domino gates are limited to construct a stable critical data path. Based on this critical ...
متن کاملCarry Select Adder Implementation using Asynchronous Fine Grain Power Gated Logic
This paper presents a low power logic family, called asynchronous fine-grain power-gated logic (AFPL). Each pipeline stage is comprised of the logic function called efficient charge recovery logic (ECRL) gatesand a handshake controller. ECRL gates have negligible leakage power dissipation. By incorporatingpartial charge reuse (PCR) mechanism the energy dissipation required to complete the evalu...
متن کاملEffective Controller in Optimized Asynchronous Logic
Asynchronous Fine-grain power gated Logic (AFL) which includes Modified Efficient Charge Recovery Logic (M-ECRL) gates to implement the logic function of the stage with a handshake controller which comprises of C-element to handle the control signals with the neighboring stages and provides power to MECRL gate. AFL adopts an partial charge reuse (PCR) mechanism, part of the charge on the output...
متن کاملHigh Speed CMOS VLSI Design Lecture 14 : Asynchronous Logic ( c ) 1997
Many styles of asynchronous circuits are mathematically fascinating, but practically useless. In particular, “delay insensitive” circuits which make no assumptions whatsoever about the relative delays of elements are generally useless because they involve tremendous overhead determining when logic has completed. We will avoid these types of circuits and focus on circuits which make a limited nu...
متن کامل